Modeling and performance of on-chip spiral inductors is presented. Y-parameters are obtainedjhm the measured S-parameters of the inductor fabricated in 0 . 3 5 -p SOI CMOS technology. Matlab is used to get the Ir-equivalent circuit model parameters at each frequency point. The SOI CMOS inductor shows better performance characteristics in terms of Q-factor and self-resonance frequency.
INTRODUCTION
Recent developments in silicon device performance combined with low-cost are making silicon an increasingly attractive technology for RF IC applications. Silicon-on-insulator (SOI) CMOS provides a variety of advantages over bulk CMOS, such as reduced parasitics and low power consumption. SO1 devices show high-speed performance even at low supply voltage levels (-1V). Furthermore, since SO1 technology uses a high-resistivity substrate, on-chip inductors built in SO1 processes have higher quality factors and higher self-resonant frequencies than their bulk CMOS counterparts [l] . SO1 CMOS technology offers high performance active and passive elements making it an ideal technology for RF frontends and digital baseband circuits [2] .
Design of RF integrated circuits such as LNA's, and VCOs require accurate modeling of on-chp spiral 
ON-CHIP SPIRAL INDUCTOR MODEL
Ari equivalent circuit model that describes the electrical behavior of an on-chip spiral inductor at RF and microwave frequencies is essential for simulation and optimization of FWIC's. Changes in the layout or fabrication technology cannot be reflected to the electrical models of inductors by simple scaling. Numerical simulators such as ASITIC can determine circuit model parameters of spiral inductors through electromagnetic field solutions at a given frequency. figure 1 , L is the length (and width) of the square spiral, s is the gap between the metal strips and w is the width of the metals. Ref.
[3] provides expressions to calculate approximate values for model parameters using inductor geometric data and process parameters. Figure 2 shows the nequivalent narrowband model of a spiral inductor. In this equivalent circuit, L is the inductance; R is the series resistance which stems from the finite conductivity of the metal lines; Cb is the capacitance caused by the metal underpass required to connect the inner port of the inductor to external circuitry and interwinding capacitance; C, is the combined capacitance between the metal lines of the inductor and the substrate; R, is the resistance of the substrate. Using metals with lower sheet resistivity and using multiple metal layers connected through vias are basic approaches to decrease total series resistance while keeping inductance the same. The finite substrate resistance is the major cause of substrate noise and noise coupling in mixed-signal IC's. The buried oxide layer in SO1 process not only decreases the parasitic capacitance but also prevents noise injection into the substrate.
For low frequencies, L and R can be determined accurately. As the frequency gets closer to the selfresonance frequency of the inductor, series resistance approaches to a value approximated by Q'R. The series path from port 1 to port 2 t u m s into a parallel RLC tank circuit from a series RL circuit. Therefore, the effective series L and effective series resistance between port 1 and port 2 appears much higher than simple L and R for certain operating frequencies. If the operating frequency is way below the resonance frequency then signal at port 1 will see an L and an R on its series path to port 2. Q of a spiral inductor is proportional to the net magnetic energy stored, which is equal to the difference between the peak magnetic and electric energres [4] . An inductor is said to be at self-resonance when the peak magnetic and electric energies are equal. Above selfresonance frequency, no net magnetic energy is available from an inductor. Q decreases at hgh frequencies due to the combined effect of substrate losses and self-resonance. Fig.3 shows the layout of the square spiral inductor used for parameter extraction. The inductor has 10.5 turns, square shape with 405 pm side lengths, 10 pm metal pitch and 5 pm metal spacing. Ths inductor uses top 2 metal layers of the process shunted together to get a higher Q keeping the inductance the same.
PARAMETER EXTRACTION PROCEDURE AND RESULTS
Parameter extraction procedure is summarized in Fig.4 . Measured s-parameters are converted to yparameters [5] . Circuit model parameters such as L, R, %, C,, and Q are derived from the y-parameters in the frequency range 0.2-5 GHZ. It settles down to a very small value after 2 GHz. Parasitic substrate capacitance is extremely low as compared to bulk CMOS. T h s is in spite of the fact that the inductor is a large one. Substrate capacitance is much higher in standard CMOS for an inductor with the same inductance. Substrate resistance shown in figure 9 is much higher compared to substrate resistance in standlard CMOS process. Figure 10 shows the Qfactor of the inductor. Q becomes maximum at 1.3 GHz with a maximum value of 7.7. This quality factor is higher than a typical CMOS inductor Q, which is usually arould 3-4. CONCLUSION a-equivalent model extraction procedure was applied to an SO1 spiral inductor measured data to demonstrate its performance. The SO1 CMOS spiral inductor shows lower parasitics, higher Q factor and higher selfresonance frequency than a typical bulk CMOS inductor with the same inductance. This allows the design of high performance FWIC's at higher frequencies than standard CMOS can afford.
